Paragraf

Design Verification Intern

We are looking for Design Verification Internsto be our teammates working remotely.

Job Qualifications Essential:

  • Enrolled in a BS degree program majoring in Electronics Engineering, Computer Engineering, Electrical Engineering, or any related field
  • Have already taken Digital Design and FPGA Design courses
  • Expertise in RTL and/or testbench development using any one of the HDLs.
  • Previous experience with VHDL/Verilog/SystemVerilog
  • Knowledge of common protocols, e.g., I2C, SPI, UART, JTAG, PCIe
  • Good communication skills and preparation of technical documentsin English

Plus:

  • Experience in scripting languages (Perl, Python, TCL, Shell)
  • Knowledge of OVM/UVM libraries•Knowledge of Certification Processes DO-254
  • Having projects implemented with QuestaSimor Synopsys VCS

For more please check our website: www.yongatek.com

Contact and Questions: hr@yongatek.com

Design Verification Intern